This item is sold by
Location:
Shipping costs
Shipping Costs are based on the:
- Product weight
- Shipment weight and volume
Payment methods
- Cash on delivery
- Easypaisa
- JazzCash
- Visa and MasterCard
Why us
- Best price
- 100% Original Products
- Secure Shipping
- 24/7 Support
- Official Brand Warranty
- Authentic Supplier
- Official Distributor
- Different payment methods
Please sign in so that we can notify you about a reply
Description
74LS112 dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. It contains two independent negative-edge-triggered J-K flip-flops with individual J-K, clock, and direct clear inputs. The 74LS112 IC has a wide range of working voltage, a wide range of working conditions, and directly interfaces with CMOS, NMOS, and TTL. The output of the IC always comes in TTL which makes it easy to work with other TTL devices and microcontrollers.
Pin No | Pin Name | Description |
---|---|---|
1 | 1CLK | Clock Input 1 |
2 | 1K | Input Pin K1 |
3 | 1J | Input Pin J1 |
4 | 1PRE’ | Active low Preset Pin 1 |
5 | 1Q | Output pin Q1 |
6 | 1Q’ | Active Low output Pin Q1 |
7 | 2Q’ | Active Low output Pin Q2 |
8 | GND | Ground Pin |
9 | 2Q | Output pin Q2 |
10 | 2PRE’ | Active low Preset Pin 2 |
11 | 2J | Input Pin J2 |
12 | 2K | Input Pin K2 |
13 | 2CLK | Clock Input 2 |
14 | 2CLR’ | Active low clear/Reset pin 2 |
15 | 1CLR’ | Active low clear/Reset pin 1 |
16 | Vcc | Chip Supply Voltage |
74LS112 Features & Specifications
- Technology Family: LS
- Dual JK Flip Flop Package IC
- VCC (Min): 4.75V
- VCC (Max): 5.25
- No. of Bits: 2
- Operating Voltage (Nom): 5V
- Frequency at normal voltage (Max): 35MHz
- Propagation delay (Max): 20ns
- IOL (Max): 8mA
- IOH (Max):-0.4mA
Reviews
No reviews found